The circuit to be considered is that of a transistor flipflop as shown in Figure 1 . All polarities are chosen for NPN transistors. In this analysis, the transistor r , r~, and r will be assumed neglibible for simplicity. It will also b~ assumed that i c = ~i e and i b = (1-~)i e where ~is the current gain of the transistor.
The four conditions from which the equations will be written are shown in Figure 2 together with all the circuit values which would tend to violate the given conditions. The considerations involved in the four conditions will be discussed briefly.
Smallest acceptable negative signal output.
Aside from choosing the supply voltage and resistor tolerances in unfavorable directions, the collector current of the transistor has been chosen as the minimum value If, i.e. that which would result from ~=Y, a large value of RA, and a small E9. In addition, this is the condition requiring the greaZest power dissipation from the transistor so V 1 has been expressed as a function of W and I I.
Smallest acceptable positive signal output.
Again the most unfavorable directions for resistor and supply voltage tolerances have been chosen. Also the largest current, It, from the output terminal has been chosen. It is the load current, I2,'plus the largest base current drawn by the e~itter follower part of The flipflop, i.e. ~ =Y, small R4, and large E 2.
Maximum collector voltage.
In this case the transistor is assumed to be completely cut off, and the current I~ which would normally be present is assumed to be zero, i.e. ~=i and I2=0. The resistor and supoly voltage tolerances also have been appropriately chosen.
Minimum collector voltage.
Allthe conditions which would cause the collector of the transistor to go most negative are represented here. The largest output current 12 and the largest collector current are used, i.e. ~=X, small R., and large E^. The emitter follower is cut off so its base current4is zero. When a gate clrcuit is attached to the collector, its current and tolerances must be included in this condition. If it is of a type in which the current is essentially determined by an emitter resistor, as in the flipflop proper, the collector current of the flipflop can be doubled to include the gate. This is not shown here.
The circuit is described by writing the node equations a~ the marked nodes.
Equations (8) and (7) are to be substituted in (3) and (5) respectively. Equations (5) and (6) may be combined to eliminate V A. Five simultaneous non-linear equations in E., I~, R., R^, and RA r~sult.
I . ± Note that the base current used by the eml~ter follower po~tlon of the flipflop has been included in the analysis as part of 15. This is necessary because the design is quite sensitive to 15.
It is clear that the given specifications may be contradictory so that no solution exists. This is because several of the specifications place restrictions on the same quantities. Even if a solution exists, it is quite possible that some requirement will be more than just met. Therefore, it is not possible to do a brute force simultaneous solution of the five equations.
In order to solve the five equations obtained above, a program was prepared for a digital computer, Illiac. Note that the values for V , c Vd, and Ia, in the specifications are limiting values so V~, V 5 and I;. will not necessarily be equal to them. The code was prepared, ~owever~ to operate the transistor at the specified maximum collector dissipation, W, to obtain the lowest possible circuit 4mpedance. This should give the maximum speed of operation for a given transistor. Also, the V and V b requirements will be just met, so in the worst tolerance cases ~he output voltages V 2 and V3 will be equal to these values. If so desired, different choices as to-which conditions are to be just met could be made.
The organization of the code for Illiac is as follows:
i. ~ead the specifications from a tape.
2. Set E 1 to the largest value to be considered.
3. Set I 1 = I n , the largest permitted. So far a maxdmum gain network has been assured.
~. Solve equations (i), (2), and (3) for R~, R~, and R^. No solution exists if one or more of these is negative ~r compl~x the first time, with largest E 1 and I 1.
5. Set I 1 = I2, a value which is certain not to work, and repeat
Step &.
6. Continue to converge on the smallest value of I 1 for which a solution in
Step & exists by a binary chop procedure. That is, at each step try I 1 halfway between the last value which worked and the highest val~e which did not work.
7. Check the saturation condition by equations (5) and (6). No solution exists if this condition is not met the first time since the network has maximum gain and the collector current has been reduced as far as possible.
8. Set E. = V~, a value which is certain not to work, and repeat Steps throlugh ~. If there is no solution at
Step ~ the first time, skip to Step 9.
9. Continue to converge on the smallest value of E. for which there is The code used on the llliac prints the given requirements and the conditions which are not met, followed by the values of E~, I1, R~, R2, ~, VA, and V 5 so the designer can see by how far the con~tionswlere n6t met and pArhaps make some changes in the specifications to make a solution possible. In case all the conditions were more than just met, he may be able to increase the tolerances to permit the use of less precise components.
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